Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Search - verilog a

Search list

[Embeded-SCM Develop] verilog实例 [43项]

Description: 嵌入式可编程器件CPLD的典型实例 压缩包，共计43个源码文件。 使用ALTERA的 Muxplus 软件即可编辑仿真 相关软件可在教育网ftp下载[天网查询，有很多站点提供]-Embedded Programmable CPLD in a typical example of compressed, for a total of 43 source document. Altera Muxplus use the software can edit simulation software available from the Education Network ftp download [days Web inquiries, many sites provide]
Platform: | Size: 181248 | Author: 吴旭辉 | Hits:

[Books] Verilog-Semantics

Description: Synthesizable Verilo---syntax and semantics一本很好的关于verilog可综合设计的参考书-Synthesizable Verilo--- syntax and semantics a good Verilog synthesis of the reference design
Platform: | Size: 299008 | Author: 肖磊 | Hits:

[Books] verilog reference guide

Description: 一本全面的verilog参考书-a comprehensive reference book Verilog
Platform: | Size: 203776 | Author: 肖磊 | Hits:

[Other Embeded program] 发一个基于ModelSim仿真的Verilog源代码包

Description: 发一个基于ModelSim仿真的Verilog源代码包-made a ModelSim simulation based on the Verilog source code
Platform: | Size: 74752 | Author: 阿乐 | Hits:

[Other Embeded program] Verilog 语法速查手册

Description: Verilog 语法速查手册，做成了一个页面形式，方便Verilog开发人员查询！-Verilog Grammar Check manual, it would be a one page form to facilitate the development of Verilog staff inquiries!
Platform: | Size: 24576 | Author: 飞扬 | Hits:

[VHDL-FPGA-Verilog] verilog实现ALU的源代码

Description: verilog实现ALU的源代码，并提供了一个详细的测试平台！-achieve ALU Verilog source code, and provide a detailed test platform!
Platform: | Size: 1024 | Author: 飞扬 | Hits:

[VHDL-FPGA-Verilog] Verilog&Vhdl混语言对SDRAM的控制源代码

Description: Verilog&Vhdl混语言对SDRAM的控制源代码，提供了很好的例子，顶层文件为sdrm.v！-VerilogVhdl mixed language SDRAM control of the source code, provided a good example of top-level documents sdrm.v!
Platform: | Size: 249856 | Author: 飞扬 | Hits:

[VHDL-FPGA-Verilog] Verilog HDL设计练习进阶

Description: 初学verilog HDL时 找的好资料 大家共享-Beginners should try to find a good share information
Platform: | Size: 680960 | Author: chencsw | Hits:

[VHDL-FPGA-Verilog] hjs Verilog

Description: 是verilog例子。初级适用。包括了简单的例子。-example. The initial application. Including a simple example.
Platform: | Size: 39936 | Author: 黄先生 | Hits:

[VHDL-FPGA-Verilog] Verilog DHL数字钟

Description: 用Verilog DHL语言编写的一个数字钟程序,除了基本计数,还具有校时,闹钟功能-Verilog language used in the preparation of a digital clock procedures, in addition to the basic count, but also with school, an alarm clock
Platform: | Size: 2048 | Author: 谢树扬 | Hits:

[Books] A Verilog HDL Test Bench Primer

Description: Lattice公司的A Verilog HDL Test Bench Primer应用手册-Lattice A Verilog HDL Test Bench Primer Handbook
Platform: | Size: 57344 | Author: 陈正一 | Hits:

[Communication] verilog for uart

Description: 通用异步接收器/发送器(UART)是能够编程以控制计算机到附加串行设备的接口的微芯片。详细来说,它提供给计算机RS-...还有高级的UART提供了一定数量的数据缓冲,这样计算机和串行设备数据流就可以保持同样的速度。-universal asynchronous receiver/transmitter (UART) can be programmed to control computer attached to the serial device interface microchips. Details, provide it to the computer RS-High ... UART also provide a certain number of data buffer, computer equipment and serial data stream can maintain the same speed.
Platform: | Size: 9216 | Author: 李志 | Hits:

[VHDL-FPGA-Verilog] verilog-a

Description: verilogA的教材，详细的介绍了语言的用法，主要是用于模拟电路系统建模和仿真。-verilogA materials, detail the usage of the language was mainly used to simulate the circuit system modeling and simulation.
Platform: | Size: 1020928 | Author: 赵晓迪 | Hits:

[Books] verilog

Description: verilog（一大牛写的）个人感觉很适合初学者使用，讲解比较详细-verilog [a cow' s Writing] personal feeling is very suitable for beginners to use, explain in more detail
Platform: | Size: 496640 | Author: yu binbin | Hits:

[Other] Digital_Vlsi_Design_With_Verilog_A_Textbook_From_

Description: Digital Vlsi Design With Verilog A Textbook From Silicon Valley Technical Institute.pdf Thisbookisbasedonthelabexercisesandorderofpresentationofacourse developedandgivenbytheauthoroveraperiodofyearsatSiliconValleyTech- nicalInstitute,SanJose,California. Atthetime,totheauthor°Psbestknowledge,thiscoursewastheonlyoneeve givenwhich(a)presentedtheentireveriloglanguage (b)involvedimplementation ofafull-duplexserdessimulationmodel or(c)includeddesignofasynthesizable digitalPLL.
Platform: | Size: 3462144 | Author: Frank | Hits:

[Other] verilog-A_library

Description: Complete Verilog-A library for analog blocks, like ADC, DAC, amplifiers
Platform: | Size: 80896 | Author: zhanglh | Hits:

[VHDL-FPGA-Verilog] verilog-a-lrm-1-0

Description: Verilog-A Language Reference Manual Analog Extensions to Verilog HDL
Platform: | Size: 216064 | Author: bassa | Hits:

[Other] verilog-a

Description: 一本关于Verilog-a的设计语言基础，对初学者很重要。-A book on Verilog-a design language based on the beginner is very important.
Platform: | Size: 216064 | Author: neil | Hits:

[Other] cadence-verilog-a-language-reference

Description: 这个是cadence公司的verilog-a学习手册，非常全面，是模拟集成电路设计的好助手-This is the company' s cadence verilog-a study manual, very comprehensive, is the analog integrated circuit design, a good assistant
Platform: | Size: 1001472 | Author: Mr Chen | Hits:

[Software Engineering] verilog-a-lrm-1-0

Description: The information contained in this draft manual represents the definition of the Verilog-A hardware description language as proposed by OVI (Analog TSC) as of January, 1996. Open Verilog International makes no warranties whatsoever with respect to the completeness, accuracy, or applicability of the information in this draft manual to a user’s requirements. This language is not yet fully defined and is subject to change. It is suitable for learning how to do analog modeling and as a vehicle for providing feedback to the standards committee. Verilog- A should not be used for production design and development.
Platform: | Size: 216064 | Author: bkaraca | Hits:
« 12 3 4 5 6 7 8 9 10 ... 50 »

CodeBus www.codebus.net